- Related articles
- Optical Transceivers for Cisco WS-C3650-48FQ-E Switch
- All Cisco DWDM-XFP-42.14's information (List price, Specs, Datasheet PDF, Compatibility ma
- Optical Transceivers for Cisco IE-3010-24TC Switch
- All Cisco SFP-OC3-LR1's information (List price, Specs, Datasheet PDF, Compatibility matri
- All Cisco DWDM-XENPAK-56.55's information (List price, Specs, Datasheet PDF, Compatibility
- The difference between X2 and QSFP+
- All Cisco DWDM-XFP-30.33's information (List price, Specs, Datasheet PDF, Compatibility ma
- How to Change PCI-E Speed?
- All Cisco SFP-10G-LR-X's information (List price, Specs, Datasheet PDF, Compatibility matr
- All Cisco ONS-SI-622-L1's information (List price, Specs, Datasheet PDF, Compatibility mat
Introduction
In this article we will discuss about the 40GBASE-CR4 Ethernet standard and what are the difference between 40GBASE-CR4 and 40GBASE-KR4. So you can have a basic understanding for 40GBASE-CR4 technology to understand the basic solutions to 40GBASE-CR4.
What is the 40GBASE-CR4 technology?
40GBASE-CR4 ("copper") is a port type for twin-ax copper cable. Its 64b/66b PCS is defined in IEEE 802.3 Clause 82 and its PMD in Clause 85. It uses four lanes of twin-axial cable delivering serialized data at a rate of 10.3125 Gbit/s per lane. CR4 involves two clauses: CL73 for auto-negotiation and CL72 for link training. CL73 allows communication between the two PHYs to exchange technical capability pages, and both PHYs come to a common speed and media type. Once CL73 has been completed, CL72 starts. CL72 allows each of the four lanes' transmitters to adjust pre-emphasis via feedback from the link partner.
What are the Difference Between 40GBASE-CR4 and 40GBASE-KR4?
Copper based 40GBASE-CR4 QSFP+ module (TwinAx copper cable, 1 to 7m) and the optical modules such as the short reach 40GBASE-SR4 (MMF 150m) and the long reach 40GBASE-LR4 (SMF 10km).
40GBASE-KR4 is a port type for backplanes. Normally backplanes are board traces, such as Megtron6 or FR4 materials. Its Physical Coding Sublayer 64b/66b PCS is defined in IEEE 802.3 Clause 82 and its Physical Medium Dependent PMD in Clause 84. It uses four lanes of backplane delivering serialized data at a rate of 10.3125 Gbit/s per lane.